## Claims:

1	1.	A system to communicate between a device and a controller, the system comprising:
2		a data line to communicate a data signal of a frequency from said device to said

3 controller;

4

5

6

7

8

**1**1

12

man probability of the state of

3

4

a clock line to communicate a clock signal of a frequency from said device to said controller; and

a guard line to communicate a guard signal from said device to said controller; wherein the data signal comprises at least device information to be utilized by the controller; the clock signal provides a timing reference, for transmission by the device and receipt by the controller, of the data signal;

said timing reference is verified through analysis of the guard signal in relation to the clock signal; and

data signal synchronization occurs through recognition of a bit pattern in the data signal.

- 2. The system of claim 1, further comprising an acknowledgement line to communicate an acknowledgement signal of a specific frequency from said controller to said device to verify receipt of said data signal; and wherein the acknowledgement signal frequency is equal to the clock signal frequency and the data signal frequency is twice the clock signal frequency.
- 1 3. The system of claim 1, wherein the device recognizes the receipt of the acknowledgement 2 signal after sensing two consecutive binary transitions.

- 1 4. The system of claim 3, wherein the initial binary transition is 'high' to 'low' and the
- 2 subsequent binary transition is 'low' to 'high'.
- 1 5. The system of claim 1, wherein the data signal synchronization occurs upon recognition
- of data signal maintenance at binary 'high' for five consecutive cycles of the clock signal.
- 1 6. The system of claim 1, wherein the guard signal operates at a specific phase and utilizes
- 2 substantially the same waveform and period as the clock signal.
  - 7. The system of claim 6, wherein the timing reference is verified by assuring that the guard signal is at an appropriate binary value given a specific activity of the clock signal.
  - 8. The system of claim 7, wherein the timing reference is verified by assuring that when a transition of the clock signal from 'high' to 'low' is perceived, the guard signal is at a binary 'high', and when a transition of the clock signal from 'low' to 'high' is perceived, the guard signal is at a binary 'low'.
- 1 9. The system of claim 8, wherein timing reference is verified by assuring that the transition
- of the clock signal from 'low' to 'high' is recognized only when the previous transition of the
- 3 clock signal from 'high' to 'low' had a guard signal at a binary 'high'.

- 1 11. The system of claim 10, wherein the device voltage requirement is referenced by the
- 2 controller to provide the device with an appropriate voltage supply.
- 1 12. The system of claim 11, wherein the device is a microprocessor and the controller is a
- 2 voltage regulator.

The state of the same of the s

- 13. The system of claim 11, further comprising a disable line to communicate a disable signal to the controller, wherein said disable signal is utilized to override normal operation of the controller and prevent communication between said device and controller.
- 14. A method to communicate between a device and a controller, comprising:

  communicating, via a data line, a data signal of a frequency from said device to said controller;
- communicating, via a clock line, a clock signal of a frequency from said device to said controller;
- 6 communicating, via a guard line, a guard signal from said device to said controller;
- providing, within the data signal, at least device information to be utilized by the
- 8 controller;
- providing, by the clock signal, a timing reference, for transmission by the device and receipt by the controller, of the data signal;

2

1

13

verifying said timing reference through analysis of the guard signal in relation to the clock signal; and

synchronizing the data signal through recognition of a bit pattern in the data signal.

r (4 r

- 1 15. The method of claim 14, further comprising communicating, via an acknowledgement
- line, an acknowledgement signal of a specific frequency from said controller to said device to
- 3 verify receipt of said data signal; and wherein the acknowledgement signal frequency is equal to
- 4 the clock signal frequency and the data signal frequency is twice the clock signal frequency.
  - 16. The method of claim 14, wherein the device recognizes the receipt of the acknowledgement signal after sensing two consecutive binary transitions.
  - 17. The method of claim 1, wherein the initial binary transition is 'high' to 'low' and the subsequent binary transition is 'low' to 'high'.
  - 18. The method of claim 14, wherein the data signal synchronization occurs upon recognition of data signal maintenance at binary 'high' for five consecutive cycles of the clock signal.
- 1 19. The method of claim 14, wherein the guard signal operates at a specific phase and utilizes
- 2 substantially the same waveform and period as the clock signal.
  - 20. The system of claim 19, wherein the timing reference is verified by assuring that the
- 2 guard signal is at an appropriate binary value given a specific activity of the clock signal.

2

- 1 21. The system of claim 20, wherein the timing reference is verified by assuring that when a
- transition of the clock signal from 'high' to 'low' is perceived, the guard signal is at a binary
- 3 'high', and when a transition of the clock signal from 'low' to 'high' is perceived, the guard
- 4 signal is at a binary 'low'.
- 1 22. The method of claim 21, wherein timing reference is verified by assuring that the
- 2 transition of the clock signal from 'low' to 'high' is recognized only when the previous transition
- of the clock signal from 'high' to 'low' had a guard signal at a binary 'high'.
  - 23. The method of claim 14, wherein the device information comprises a voltage identifier (VID), expressing the device's voltage requirement
  - 24. The method of claim 23, wherein the device voltage requirement is referenced by the controller to provide the device with an appropriate voltage supply.
  - 25. The method of claim 24, wherein the device is a microprocessor and the controller is a voltage regulator.
- 1 26. The method of claim 24, further comprising a disable line to communicate a disable
- 2 signal to the controller, wherein said disable signal is utilized to override normal operation of the
- 3 controller and prevent communication between said device and controller.

•
5
6
7
8
9
TZ []]

1	27. A set of instructions residing in a storage medium, said set of instructions capable of
2	being executed by a processor to communicate between a device and a controller, comprising:
3	communicating, via a data line, a data signal of a frequency from said device to said
4	controller;
5	communicating, via a clock line, a clock signal of a frequency from said device to said
6	controller;
7	communicating, via a guard line, a guard signal from said device to said controller;
8	communicating, via an acknowledgement line, an acknowledgement signal of a specific
9	frequency from said controller to said device to verify receipt of said data signal;
Ď	providing, within the data signal, at least device information to be utilized by the
	controller;
	providing, by the clock signal, a timing reference, for transmission by the device and
3	receipt by the controller, of the data signal;
4	verifying said timing reference through analysis of the guard signal in relation to the
5	clock signal; and

The method of claim 1, wherein the acknowledgement signal frequency is equal to the 1 28.

synchronizing the data signal through recognition of a bit pattern in the data signal.

- clock signal frequency and the data signal frequency is twice the clock signal frequency; and 2
- wherein the data signal synchronization occurs upon recognition of data signal maintenance at 3
- binary 'high' for five consecutive cycles of the clock signal. 4

- 1 29. The method of claim 1, wherein the device recognizes the receipt of the
- 2 acknowledgement signal after sensing an initial binary transition from 'high' to 'low' and a
- 3 subsequent binary transition from 'low' to 'high'; and wherein the timing reference is verified by
- 4 assuring that, upon sampling, the guard signal is a binary 'low' when the clock signal is a binary
- 5 'high' and that the guard signal is a binary 'high' when the clock signal is a binary 'low'.
- 1 30. The method of claim 1, wherein the device information comprises a device voltage
- 2 requirement to be referenced by the controller for provision of an appropriate voltage supply to
- 3 the device and wherein the device is a microprocessor and the controller is a voltage regulator.